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Modern client processors typically use one of three commonly-
used power delivery network (PDN) architectures: 1) mother-
board voltage regulators (MBVR), 2) integrated voltage regu-
lators (IVR), and 3) low dropout voltage regulators (LDO). We
observe that the energy-eciency of each of these PDNs varies
with the processor power (e.g., thermal design power (TDP) and
dynamic power-state) and workload characteristics (e.g., work-
load type and computational intensity). This leads to energy-
ineciency and performance loss, as modern client processors
operate across a wide spectrum of power consumption and execute
a wide variety of workloads.
To address this ineciency, we propose FlexWatts, a hybrid
adaptive PDN for modern client processors whose goal is to pro-
vide high energy-eciency across the processor’s wide range
of power consumption and workloads. FlexWatts provides high
energy-eciency by intelligently and dynamically allocating
PDNs to processor domains depending on the processor’s power
consumption and workload. FlexWatts is based on three key
ideas. First, FlexWatts combines IVRs and LDOs in a novel way
to share multiple on-chip and o-chip resources and thus reduce
cost, as well as board and die area overheads. This hybrid PDN is
allocated for processor domains with a wide power consumption
range (e.g., CPU cores and graphics engines) and it dynamically
switches between two modes: IVR-Mode and LDO-Mode, depend-
ing on the power consumption. Second, for all other processor
domains (that have a low and narrow power range, e.g., the
IO domain), FlexWatts statically allocates o-chip VRs, which
have high energy-eciency for low and narrow power ranges.
Third, FlexWatts introduces a novel prediction algorithm that au-
tomatically switches the hybrid PDN to the mode (IVR-Mode or
LDO-Mode) that is the most benecial based on processor power
consumption and workload characteristics.
To evaluate the tradeos of PDNs, we develop and open-source
PDNspot, the rst validated architectural PDN model that en-
ables quantitative analysis of PDN metrics. Using PDNspot, we
evaluate FlexWatts on a wide variety of SPEC CPU2006, graphics
(3DMark06), and battery life (e.g., video playback) workloads
against IVR, the state-of-the-art PDN in modern client proces-
sors. For a 4W thermal design power (TDP) processor, FlexWatts
improves the average performance of the SPEC CPU2006 and
3DMark06 workloads by 22% and 25%, respectively. For battery
life workloads, FlexWatts reduces the average power consump-
tion of video playback by 11% across all tested TDPs (4W–50W).
FlexWatts has comparable cost and area overhead to IVR. We
conclude that FlexWatts provides high energy-eciency across a
modern client processor’s wide range of power consumption and
wide variety of workloads, with minimal overhead.
1. Introduction
Architecting an ecient power delivery network (PDN) for
client processors (e.g., tablets, laptops, desktops) is a well-
known challenge that has been hotly debated in industry and
academia in recent years. Due to multiple constraints, a mod-
ern client processor typically implements only one of three
types of commonly-used PDNs: 1) motherboard voltage regu-
lators (MBVR [29, 41, 63, 97]), 2) low dropout voltage regulators
(LDO [15, 18, 111, 112, 113, 120]), and 3) integrated voltage regu-
lators (IVR [21, 61, 88, 117]). We nd that the energy-eciency
of each of the three dierent commonly-used PDN types varies
dierently with the processor power (e.g., thermal design
power (TDP1) and dynamic power-state) and workload charac-
teristics (e.g., workload type and computational intensity). Par-
ticularly, each PDN is designed for energy-ecient operation
at a dierent TDP, power-state, workload type, and workload
computational intensity. This leads to energy-ineciency and
performance loss as modern client processors operate across a
wide range of power consumption and execute a wide variety
of workloads.
Architects of modern client processors typically build a sin-
gle PDN architecture (i.e., MBVR, IVR, or LDO) that supports
all TDPs of a client processor family for two reasons. First,
doing so allows system manufacturers to congure a proces-
sor’s TDP (known as congurable TDP [5, 63, 132] or cTDP) to
enable the processor to operate at higher or lower performance
levels, depending on the available cooling capacity and desired
power consumption. For example, the Intel Skylake processor
uses an MBVR PDN [26,117] for all TDP ranges (from 3W [56]
to 91W [57]) and recent AMD client processors use an LDO
PDN [3, 4, 15, 18, 111, 112], while enabling cTDP [56, 57]. Sec-
ond, it reduces non-recurring engineering (NRE [81]) cost and
design complexity to allow competitive product prices and
enable meeting of strict time-to-market requirements.
Modern client processors operate across a wide power range
(i.e., the range of power consumption between under light-
load and heavy-load) for two reasons. First, modern workloads
have a wide range of computational intensity (leading to be-
tween tens of milliwatts of power consumption, e.g., for an
idle workload that is in Connected-Standby power-mode [42],
to tens of watts on average, e.g., for a workload that activates
Turbo Boost [98]). Second, processors must support multiple
market segments that have very dierent TDPs. For example,
the recent Intel Skylake processor architecture can scale from
nearly 3W [56] of TDP (for passively-cooled small systems,
e.g., a tablet) up to 91W [57] of TDP (for a high-performance
1As the processor dissipates power, the temperature of the silicon junction
(Tj ) increases, (Tj ) should be kept below the maximum junction temperature
(Tjmax ). Overheating may cause permanent damage to the processor. Hence,
every processor has a thermal design power (TDP) limit.
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desktop computer). The recent AMD client processors follow
similar trends [3, 4, 15, 18, 111, 112].
Based on our empirical evaluations, we nd that a sin-
gle PDN architecture, which supports a wide power range
is energy-inecient. For instance, the IVR PDN is energy-
inecient for low-TDP processors (e.g., tablets, convertible
laptop-tablets), while the MBVR and the LDO PDNs are energy-
inecient for high-TDP processors (e.g., high performance
laptops, desktops). We also observe that even if we build a ded-
icated PDN matching the TDP of the processor, e.g., IVR PDN
for high-TDP processors and MBVR or LDO PDN for low-TDP
processors, these processors will still suer from signicant en-
ergy ineciency because 1) the IVR PDN is energy-inecient
in high-TDP processors when running a computationally light
workload, 2) a low-TDP processor can potentially execute com-
putationally heavy workloads that exceed the TDP, e.g., via
Turbo Boost [98], and 3) the TDP of modern client processors
can be dynamically congured using cTDP [5, 132].
Various works focus on improving the processor PDN us-
ing various techniques (e.g., thermal-aware voltage regula-
tors (VRs) [72], re-congurable PDN [32], VR phase scaling
[11], VR eciency-aware power management [12], on-chip
VRs for fast DVFS [53, 73, 137], voltage stacking [33, 90, 142],
PDNs for waferscale processors [90], voltage noise reduc-
tion [16, 35, 36, 44, 74, 84, 95, 96, 108, 119], voltage noise mod-
eling [141, 143], multiple voltage domains [100, 138], voltage
optimizations [115], and adaptive DVFS [22, 91]). These works
focus on adapting power management techniques that already
exist in modern client processors (such as voltage noise re-
duction and modeling, power management techniques that
optimize VR eciency, using fast VRs for better DVFS, uti-
lizing on-chip VRs for building multiple voltage domains to
improve energy-eciency), but they do not alleviate the in-
herent energy ineciencies of commonly-used PDNs in client
processors due to operating across a wide range of power and
wide variety of workloads.
In this paper, we propose FlexWatts, a power- and workload-
aware hybrid adaptive PDN whose goal is to maintain high
energy eciency in a modern client processor throughout the
processor’s wide spectrum of power and workloads with a
low bill of materials (BOM2 [66]) and board area overhead.
FlexWatts is based on three key ideas. First, FlexWatts com-
bines IVRs and LDOs in a novel way to share multiple on-chip
and o-chip resources and thus reduce BOM, as well as board
and die area overheads. This hybrid PDN is allocated for pro-
cessor domains with a wide power consumption range (e.g.,
CPU cores and graphics engines) and it dynamically switches
between two modes, IVR-Mode and LDO-Mode, depending on
the power consumption. For example, when a domain operates
under high power conditions (e.g., high TDP, power-hungry
applications), it uses the PDN in IVR-Mode. Otherwise (e.g.,
low TDP, light-load), it uses the PDN in LDO-Mode. Second, for
all other processor domains (that have a low and narrow power
range, e.g., the IO domain), FlexWatts statically allocates o-
chip VRs that have high energy-eciency for low and narrow
power ranges. Third, FlexWatts introduces a new prediction
2Given a specic product, a BOM is a list of its immediate components
with which it is built and the components’ relationships.
algorithm that automatically switches the hybrid PDN to the
mode (i.e., IVR-Mode or LDO-Mode) that is predicted to be the
most benecial based on processor power consumption and
workload characteristics.
To assess the tradeos of commonly-used PDNs, and ar-
chitect a PDN that is highly ecient in the metrics of in-
terest (e.g., energy consumption, performance, board area,
BOM), an accurate architecture-level quantitative analysis of
these metrics is needed. Unfortunately, no model or tool is
available to the computer architecture research community
for such analysis. To this end, we develop PDNspot, a vali-
dated architectural open-source PDN framework whose goal
is to enable architects to study the tradeos of various PDNs.
PDNspot provides a versatile framework that enables multi-
dimensional architecture-space exploration of modern pro-
cessor PDNs. PDNspot evaluates the eect of multiple PDN
parameters, TDP, and workloads on the metrics of interest. We
open-source PDNspot [104].
Using PDNspot, we evaluate FlexWatts on a wide variety
of SPEC CPU2006, graphics (3DMark06), and battery life (e.g.,
video playback) workloads against IVR [21], the state-of-the-
art PDN in modern client processors. For a 4W TDP pro-
cessor, FlexWatts improves the average performance of the
SPEC CPU2006 and 3DMark06 workloads by 22% and 25%,
respectively. For battery life workloads, FlexWatts reduces the
average power consumption of video playback by 11% across
all tested TDPs (4W–50W ). FlexWatts has comparable BOM
and area overhead to IVR.
This paper makes the following major contributions:
• We introduce FlexWatts, a novel adaptive hybrid PDN that
maintains high eciency and high performance in metrics
of interest in client processors across a wide spectrum of
power consumption and workloads. To our knowledge,
FlexWatts is the rst hybrid PDN to use two types of on-
chip voltage regulators (IVR and LDO) to simultaneously
leverage the advantages of both.
• We develop a versatile framework, PDNspot, that enables
multi-dimensional architecture-level exploration of mod-
ern processor PDNs. To our knowledge, PDNspot is the
rst tool that can evaluate the eects of multiple PDN
parameters, TDP, and workloads characteristics on promi-
nent system metrics such as energy consumption, per-
formance, board area, and bill of materials (BOM). We
open-source PDNspot [104].
• We provide a thorough experimental evaluation of the
power, performance, area, and BOM of IVR, MBVR, LDO,
and FlexWatts PDNs across various processor TDPs and
workloads. Our evaluation shows that our new adaptive
hybrid PDN, FlexWatts, provides large benets in metrics
of interest (performance, energy, cost, area) with minimal
overhead, compared to the state-of-the-art PDN.
2. Background
We provide the necessary background on the architecture
of a modern client processor and its power delivery network
(PDN), the electrical system that provides supply voltage to the
transistors within an integrated circuit via voltage regulators.
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We also explain some of the parameters (e.g., tolerance band
and load-line) that aect the system-level eciency of PDNs.
2.1. PDNs in Modern Client Processors
Architecture. To illustrate the usage of a PDN in modern
client processors, we rst summarize the architecture of Intel’s
client processor [8, 20, 21, 83, 101] in Table 1. Similar architec-
tures are widely used for modern processors from various ven-
dors, such as AMD, IBM, and ARM [15, 18, 89, 94, 111, 112, 120].
Table 1: Summary of the processor architecture
Domain Description
Two CPU Cores
(Core 0/1)
Single clock domain to all cores. Clock frequency can
scale from 0.8GHz to 4GHz
Graphics Engines
(GFX) GFX frequency can scale from 0.1GHz to 1.2GHz
Last Level Cache
(LLC)
The LLC size scales proportionally to the
CPU core and graphics engine frequencies
System-Agent3
(SA)
The SA includes a memory controller, display controller,
IO fabric, and other IPs (e.g., Camera, PCIe, Voice), each of
which operate at a xed frequency (not scaled with load)
Input/Output
(IOs)
Includes the processor IOs, such as DDRIO, display
IO, which operate at xed frequencies
Power Delivery Networks. The Power Delivery Network
(PDN) is the electrical system that provides supply voltage to
the transistors within an integrated circuit (IC) or domain (e.g.,
CPU core, graphics engine) in a processor. The objective of
a PDN in a processor is to provide a stable desired voltage to
each processor domain. Particularly, a PDN should support
three distinct capabilities: 1) supply a stable voltage to each
processor domain, 2) provide transient current required by a
processor domain, and 3) lter out the noise currents injected
by a processor domain [64, 116, 123].
A PDN consists of 1) a power supply (e.g., power supply unit
(PSU) or battery), which provides high voltage (e.g., 7.2–20V )
to the motherboard, 2) voltage regulators (VRs) (also known as
DC–DC converters), used in either one or two stages to reduce
the voltage level from the power supply to the desired opera-
tional voltage for a domain (typically 0.5–1.1V ), 3) a network of
interconnections, which distributes the voltage from the voltage
regulators to the PDN components and processor domains, 4)
decoupling capacitors distributed on the motherboard, package,
and die, which act as reservoirs to store charge and reduce
voltage noise from instantaneous current draw, and 5) power-
gates to turn o a processor domain when it is idle. Before
discussing the common PDN designs in more detail, we rst
discuss types of voltage regulators, an essential component in
PDNs for converting voltage.
2.2. Voltage Regulators (VRs)
The main objective of a voltage regulator (VR) is to con-
vert the input voltage level to another voltage level. There
are multiple types of VRs and each has pros and cons with
respect to power conversion eciency, voltage noise, design
complexity and size. In this section, we describe the switching
VR (SVR), and the low dropout VR (LDO VR), each of which
are key components (on-chip and/or o-chip) in modern client
processor PDNs.
3The System-Agent houses the traditional North Bridge and contains
several modules such as the memory and IO controllers [38, 122, 129].
Switching Voltage Regulator (SVR). Modern processors
typically use a step-down SVR (i.e., a buck converter [49,73,93]),
which converts the input voltage level to a lower voltage level.
An SVR consists of an inductor, diode, capacitor, switch, and
control modules. Traditionally, SVRs are placed on the moth-
erboard. However, recent PDN designs integrate SVRs into
the chip package and die [21, 61, 88, 117]. The main advantage
of an SVR over other types of VRs is its ability to maintain a
high power conversion eciency (typically >80%) even if the
output voltage is very dierent from the input voltage. Unfor-
tunately, SVR has four main disadvantages compared to other
VR types: 1) complicated design, 2) high cost, 3) high voltage
noise, and 4) it requires a large dierence in the input/output
voltage levels [68] (i.e., voltage headroom, e.g., a minimum
dierence of 0.6V for an input voltage of 1.8V ).
Low Dropout Voltage Regulator (LDO VR). An LDO VR is
a type of linear voltage regulator [64, 79, 85] that consists of
a power switch, a dierential amplier (error amplier), and
resistors. The LDO VR has four advantages over an SVR: an
LDO VR 1) is immune to switching noise due to the absence
of capacitors, 2) has a simpler and smaller design as it does
not include large inductors, 3) can regulate the output voltage
even when the input voltage level is very close to the output
voltage level, 4) even operate in bypass-mode [112], in which
the input voltage signal is directly connected to the output to
avoid voltage regulation, and 5) can have higher eciency than
an SVR when the input voltage level is very close to the output
voltage level (e.g., input/output voltage of 1V /0.9V ). However,
the main disadvantage of the LDO VR is its ineciency in
converting the input voltage if it is very dierent from the
output voltage (e.g., input/output voltage of 1V /0.5V ).
2.3. Power Delivery Network
Fig. 1 shows the high-level organization of each of the three
commonly-used PDNs in modern client processors: 1) inte-
grated voltage regulator (IVR [21,61,88,117]; Fig. 1(a)), 2) moth-
erboard voltage regulator (MBVR [29,41,63,97]; Fig. 1(b)), and 3)
low dropout voltage regulator (LDO VR [15,18,111,112,113,120];
Fig. 1(c)).
Integrated Voltage Regulator (IVR) PDN. The IVR PDN is
a state-of-the-art PDN in modern client processors and is used
in Intel’s 4th, 5th, and 10th generation Core processors [21,
61, 88]. The IVR PDN integrates most of the SVR components
(i.e., diodes, capacitors, control modules, and switches) into
the processor die while some components are placed on the
package (e.g., interconnections) and o-chip (e.g., inductors).
Since circuit elements in modern processors cannot tolerate
the high input voltage of a power supply (7.2–20V ) due to their
small process technology node size, the IVR PDN regulates
voltage in two-stages, as illustrated in Fig. 1(a). The rst stage
of voltage conversion is handled by a single motherboard SVR
(i.e., V_IN VR), which converts input voltage from the power
supply unit (PSU) or battery (7.2–20V ) to a level typically
less than 2V (e.g., 1.8V ). The second stage is handled by an
integrated SVR (i.e., IVR), which is a sequential buck converter
that converts the input voltage (i.e., output of the rst stage VR)
to the desired voltage level (typically 0.5–1.1V ) of a processor
domain (e.g., a CPU core). In a processor, multiple IVRs are
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used (e.g., six as shown in Fig. 1(a)) to supply dierent voltage
levels to each processor domain.
The IVR PDN has two main advantages over other PDNs: 1)
it enables fast voltage level changes, 2) it reduces a chip’s input
(i.e., output of the rst stage VR into the processor die) current
by using a high input voltage level (e.g., 1.8V compared to 0.5–
1.1V using a traditional MBVR), thereby reducing I2R power
losses, and reduces the maximum current (i.e., Iccmax ) require-
ment of the rst stage VR. However, the IVR PDN has three
main disadvantages over other PDNs: 1) low power-conversion
eciency in computationally light workloads due to the two-
stage voltage regulation [41], 2) high design complexity as it
is normally designed along with the chip, which adds extra
design constraints and consumes silicon die area [86], and 3)
higher sensitivity to di/dt noise than the MBVR PDN due to
a limited amount of decoupling capacitors available on the
processor’s die [86].
MotherboardVoltageRegulator (MBVR)PDN.The MBVR
PDN is the traditional PDN for processors and is used in In-
tel’s 2nd, 3rd, 6th, 7th, 8th and 9th generation Core proces-
sors [29, 63, 97, 130, 131]. As shown in Fig. 1(b), the MBVR
PDN uses several one-stage motherboard SVRs and multiple
on-chip power-gates. An MBVR PDN has four advantages over
other PDNs: 1) it decouples the VR design from the processor
design, thereby reducing system design complexity, 2) heat
generated due to VR power conversion losses is kept outside
the processor chip, 3) it enables placing enough decoupling
capacitors on motherboard, package and die (due to the long
path from processor die to the o-chip VR) to reduce voltage
noise, and 4) it is ecient at executing computationally light
workloads. However, the MBVR PDN has two major disadvan-
tages: 1) voltage level changes are slow as the VR is far from the
load (i.e., processor domain), and 2) computationally-intensive
(high current) workloads suer high I2R power losses due to
high processor input current and high impedance (load-line)
on the path from the board VRs to the processor domains.
Low Dropout Voltage Regulator (LDO) PDN. The LDO
PDN is used in AMD’s recent Zen [15, 111, 112] processors.
As shown in Fig. 1(c), the LDO PDN statically allocates two
types of VRs to dierent domains based on their power de-
mands: it allocates 1) one-stage motherboard SVRs (similar to
MBVR PDN) to domains with a low and narrow power range
(e.g., IO and SA) and 2) two-stage VRs for domains with wide
power range (e.g., CPU cores, graphics engines, and LLC). The
rst stage is a single motherboard SVR (i.e., V_IN VR) and
the second stage is an integrated LDO VR. Multiple LDO VRs
are used (e.g., four as shown in Fig. 1(c)) which supply dif-
ferent voltage levels to each of the processor domains. For
the two-stage VR, the processor’s power management unit
adjusts V_IN to the maximum voltage required across all do-
mains. For domains that require the same voltage level as the
input voltage, the domain’s LDO VR operates in bypass-mode
to avoid voltage regulation by simply connecting the input
voltage signal to the output. For other domains that require a
lower voltage, the LDO VR adjusts the input voltage by oper-
ating in regulation-mode. For idle domains, the LDO VR acts
as a power-gate.
The LDO PDN has three advantages over other PDNs: it
1) requires less board area compared to the MBVR PDN, 2) is
simpler than the IVR PDN as the integration of an LDO VR
into the die is simpler than that of an SVR, 3) has higher power-
conversion eciency than an IVR PDN when running compu-
tationally light workloads. However, the LDO PDN has two
main disadvantages compared to other PDNs: 1) low power-
conversion eciency in computationally intensive workloads
due to the high processor input current and high impedance
(load-line) on the path from the board VRs to the processor
domains, and 2) higher design complexity than MBVR as it is
designed along with the chip, which adds extra design con-
straints and complexity to the power management algorithms.
2.4. VR and PDN Parameters
Power-Conversion Eciency (η). The ratio of the total out-
put power (Pout ) of a VR to the total input power (Pin) is known
as Eciency (η) as given in Equation 1.
Eciency = η = PoutPin =
Pout
Pout+Ploss (1)
For an SVR, power-conversion eciency is not constant, but
rather a function of: 1) the load current and 2) the input and
output voltages [12,34,39,40]. The LDO VR power-conversion
eciency, ηLDO , is the ratio of the desired output voltage, Vout ,
to the input voltage, Vin, times the LDO VR current eciency
(typically around 99% in a modern LDO VR [50, 79]), thus
ηLDO ≈ Vout/Vin.
The power-conversion eciency is also dened for the entire
PDN, also known as the PDN end-to-end power-conversion
eciency (ETEE). ETEE of a PDN at a given time is the ratio
between the total load’s nominal power (i.e., the sum of all
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Figure 1: The three commonly-used PDNs in client processors. The processor consists of six loads: two CPU cores, a last-level-
cache (LLC), graphics engines (GFX), system-agent (SA), and IO. (a) The IVR PDN uses one o-chip VR (V_IN) and six dierent
on-chip IVRs (V_Core0/1, V_LLC, V_GFX, V_SA and V_IO). (b) The MBVR PDN uses four o-chip VRs (V_Cores, V_GFX, V_SA
and V_IO) and six on-chip power-gates. (c) The LDO PDN uses three o-chip VRs (V_IN, V_SA and V_IO), four on-chip LDO VRs
(V_Core0/1, V_LLC, V_GFX), and two on-chip power-gates.
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loads’ nominal power4) and the eective power consumed by
the main power supply (e.g., battery, PSU).
VR Tolerance Band (TOB). The tolerance band (TOB) of a
VR [58] is the maximum voltage variation for the VR across
temperature, manufacturing variation, and age factors (e.g.,
VTOB = 25mV ). The standard VR TOB can be sliced into three
main categories: controller tolerance, current sense variation,
and voltage ripple. The supply voltage is maintained at a
higher value than the nominal voltage required by the load, to
compensate for TOB voltage variations. This excess voltage
due to the TOB leads to wasted power that cannot be utilized
by the load.
Application Ratio (AR). AR is a term used in
power/performance modeling to quantify the computa-
tional intensity of a workload [34]. AR describes the switching
rate of a processor component (e.g., CPU core, graphics
engine, IO) for a workload when compared to the highest
possible power, Ppeak , that can be consumed by the most
computationally-intensive workload (i.e., also known as
the power-virus workload [31, 77, 88]). AR and Ppeak can
be estimated 1) oine using power modeling tools such as
McPAT [77], SYMPO [31] or Intel’s Blizzard [9]), and 2) at
runtime using activity sensors implemented in the processor
components [7, 10, 19, 30, 78, 102, 110, 126].
Load-line. The load-line or adaptive voltage positioning [59]
is a model that describes the voltage and current relationship
under a given system impedance (RLL). This relationship is
dened as: Vcc = VIN – VTOB – RLL · Icc where Vcc and Icc are
the voltage and current at the load, respectively. VTOB is the
tolerance band (TOB) voltage variation and VIN is the input
voltage to the system. From this equation, we can see that the
voltage at the load input (Vcc) decreases when the current of
the load (Icc) increases (e.g., when running a workload with
a high AR). Therefore, to keep the voltage at the load (Vcc)
above a minimum functional voltage under even the most
computationally-intensive workload (i.e., power-virus [31, 77,
88], for which AR=1), the input voltage (VIN ) is set to a level
that provides enough guardband.
3. PDNspot
We develop PDNspot, a framework that models the three
commonly-used PDNs in modern client processors, evaluating
multiple metrics of interest (i.e., performance, energy, BOM,
and board area). PDNspot provides a versatile framework
that enables multi-dimensional architecture-space exploration
of modern processor PDNs. PDNspot evaluates the eect of
multiple PDN parameters, TDP, and workloads on the metrics
of interest. In this section, we present the core models of
PDNspot: 1) an end-to-end power-conversion eciency (ETEE)
model for each PDN that we use to assess the average power
and current consumption of a PDN, 2) board area and BOM
models, and 3) a performance model of the processor that we
use to assess each PDN’s impact on performance.
4A load’s nominal power at a given time is a function of the load’s 1)
power state (e.g., active vs. idle), 2) activity factor, 3) frequency, 4) nominal
voltage, and 5) temperature [34, 39, 40, 45].
3.1. End-to-End Power-Conversion Eciency
(ETEE) Modeling
We present three high-level power models. Each model takes
multiple inputs (main inputs tabulated in Table 2) to calculate
the end-to-end power consumption of a domain (shown on
the right side of each PDN in Fig. 1), starting from nominal
power of each load (PNOM , in Fig. 1) until the power supply
(shown on the left side of each PDN in Fig. 1). The calculations
follow the symbols shown in Fig. 1 on each PDN to estimate
the total power (i.e., PIVR, PMBVR, and PLDO) consumed by the
main power supply (i.e., PSU or battery).
We calculate the end-to-end power-conversion eciency
(ETEE) of each PDN as the ratio of the total input power of
the PDN (i.e., the sum of the nominal input power of all loads,∑
PNOM ) to the total eective power (i.e., PIVR, PMBVR, and
PLDO) consumed by the main power supply. We begin by
discussing MBVR PDN modeling as it is the simplest PDN.
Table 2: Main parameters used in our PDNspot models
Parameter IVR MBVR LDO
Load-line Impedance RLL (mΩ) IN = 1 Cores,GFX , SA, IO = 2.5, 2.5, 7, 4 IN , SA, IO = 1.25, 7, 4
VR Tolerance Band TOB (mV) 18–22 18–20 16–18
On-chip VR Eciency η (%) 81%–88% — (Vout/Vin) · 99.1%
O-chip VR Eciency η (%) ηIN ,GFX ,SA,IO(Vin,Vout , Iout ,power-state) = 72%–93%
Leakage Fraction FL (%) 20%–45% depending on the domain
Cores Nom. Power PNOM (W) 0.6W–30W for TDP range 4–50W
LLC Nom. Power PNOM (W) 0.5W – 4W for TDP range 4–50W
GFX Nom. Power PNOM (W) 0.58W–29.4W for TDP range 4–50W
PG Impedance RPG (mΩ) 1–2mΩ depending on the domain
MBVR PDN Power Modeling. In order to calculate the total
power consumption of the MBVR, denoted by (PMBVR), we rst
calculate PGB, which is the power consumption after applying
a voltage guardband on the nominal power PNOM . This volt-
age guardband, VGB, guarantees proper circuit timing across
voltage variations (VTOB explained in Sec. 2.4). The leakage
and dynamic power consumption scale dierently as voltage
increases from VNOM to VNOM + VGB (i.e., when nominal volt-
age, VNOM , is increased by a voltage guardband, VGB). The
dynamic power consumption is proportional to the voltage
squared (i.e., (VNOM+VGBVNOM )
2), while the leakage power consump-
tion scales exponentially with voltage and depends on several
other parameters such as threshold voltage, temperature, and
other design and fabrication characteristics [34, 39, 40, 45, 64].
As an approximation, we use a model based on polynomial
curve tting, where leakage power scales polynomially with
supply voltage (i.e., (VNOM+VGBVNOM )
δ). We validate our model with
measurements on a commercial client processor (Intel Core i7-
6600U Processor [55]). Assuming the same temperature, the
leakage power scales by the power of δ =∼2.8 proportional to
voltage scaling. We assume a leakage fraction (FL) of 45% for
the graphics domain and 22% for the rest (e.g., cores, LLC, SA)
similarly to Rusu et al. [103]. Therefore, PGB can be calculated
with Equation 2.
PGB = PNOM ·
[
FL · (VNOM+VGBVNOM )δ + (1 – FL) · (
VNOM+VGB
VNOM )
2
]
(2)
For domains with power-gates (e.g., L_Core0/1 and L_LLC
in Fig. 1(b)), there is an additional voltage drop on the power-
gate (VPG , e.g., 10mV ) due to its impedance (RPG). The power
consumption (PPG in Fig. 1(b)), due to this increase in the
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supply voltage, is calculated similarly to Equation 2 (i.e., by
assigning in the equation: VPG , PGB, (VNOM + VGB) instead of
VGB, PNOM , VNOM , respectively).
Next, we need to compensate for the voltage drop on the
load-line impedance (RLL, discussed in Sec. 2.4) by raising the
on-board VR output voltage (i.e., applying a voltage guard-
band). The voltage guardband needs to account for the maxi-
mum possible voltage drop, which is attained when the proces-
sor consumes the maximum possible power, Ppeak , by running
the most computationally-intensive workload, which is also
known as a power-virus workload [31, 77, 88]. Next we attain,
PD , the total power consumption of a group of domains which
share the same o-chip VR (e.g., {Core0,Core1, LLC}, {GFX}),
by summing all PPG values from each domain,. We use the
application ratio (AR, discussed in Sec. 2.4), to obtain Ppeak by
scaling PD using the AR, i.e., Ppeak = PD/AR . The correspond-
ing calculation for the voltage and power after accounting for
the voltage drop on the load-line impedance of each group of
domains (i.e., RD_LL in Fig. 1(b)) is shown by Equations 3 and 4,
respectively.
VD_LL = VD +
Ppeak
VD · RD_LL (3) PD_LL = VD_LL · ID = VD_LL · PDVD (4)
The total power, PMBVR, consumed from the battery/PSU
is obtained by summing the eective power of each domain,
which can be calculated by dividing the output power of each
on-board VR by its power conversion eciency (ηD) as shown
in Equation 5.
PMBVR =
∑ PD_LL
ηD
(5)
IVR PDN Power Modeling. Using the same approach for
modeling MBVR PDN power consumption, we calculate the to-
tal power of an IVR PDN, PIVR , consumed from the battery/PSU,
as shown in Fig. 1(a). We calculate PGB by applying a voltage
guardband due to the VR tolerance band (i.e., TOB, discussed
in Sec. 2.4) using Equation 2. PIVR_D (in Fig. 1(a)) is the power
consumption after accounting for the IVR loss at a specic do-
main. Given the IVR power conversion eciency ηIVR , PIVR_D
can be calculated using Equation 6.
PIVR_D = PGBηIVR (6)
Next we calculate PIN (shown in Fig. 1(a)) by summing the
power consumed by all domains connected to V_IN VR (i.e.,
PIN =
∑
PIVR_D). Similarly to the MBVR PDN, the voltage
(VIN_LL) and power consumption (PIN_LL) after accounting
for the voltage drop on the load-line impedance (i.e., RIN_LL)
are calculated with Equations 7 and 8, respectively, whereas
PINpeak = PIN /AR. Finally, we obtain the total power (PIVR)
consumed from the battery/PSU by dividing the output power
(i.e., PIN_LL) of the VIN VR by the power conversion eciency
of the VIN VR (i.e., ηIN ), as shown in Equation 9.
VIN_LL = VIN +
PINpeak
VIN · RIN_LL (7)
PIN_LL = VIN_LL · PINVIN (8) PIVR = PIN_LLηIN (9)
LDO PDN Power Modeling. Similarly to the other two mod-
els, PGB (shown in Fig. 1(c)) is calculated using Equation 2.
For the four domains with LDO VRs (i.e., L_Core0/1, L_LLC
and L_GFX domains), we calculate the power of each domain
after including the LDO VR power conversion losses, denoted
by PLDO_D in Fig. 1(c). PLDO_D is obtained by dividing the
output power of the LDO (PGB) by the power conversion ef-
ciency of the LDO (ηLDO) as shown in Equation 11. ηLDO
is the ratio of the desired output voltage to the input voltage
multiplied by the LDO VR current eciency (Ie , e.g., 99%), as
shown in Equation 10. Next, we obtain the power that each
LDO domain consumes from the shared VR (V_IN ) using two
steps. First, we sum the power of each LDO domain to obtain
PIN (i.e., PIN =
∑
PLDO_D). Second, we calculate the power
consumption (PIN_LL) after accounting for the voltage drop on
the load-line impedance (i.e., RIN_LL) using Equations 7 and 8
(similar to the calculations in IVR PDN power modeling).
ηLDO = VOUTVIN · Ie (10) PLDO_D = PGBηLDO (11)
For domains that use motherboard VRs (i.e., L_SA and L_IO),
we calculate the power (PD_LL) that each of these domains
consumes from the motherboard VRs (i.e., V_SA and V_IO)
using Equations 3 and 4 (similar to our calculations in MBVR
PDN power modeling). Finally, the total power (i.e., PLDO) that
the LDO PDN consumes from the battery/PSU is calculated
by summing the power that each motherboard VR consumes
from the battery/PSU as shown in Equation 12.
PLDO =
PIN_LL
ηIN
+
∑ PD_LL
ηD
(12)
3.2. Board Area and BOMModeling
The board area and BOM of an o-chip VR are functions of
mainly the maximum current (Iccmax ) that the VR can support.
Iccmax is the maximum current that the VR must be electrically
designed to support. Exceeding the the Iccmax limit can result
in irreversible damage to the VR or the processor’s chip [34,39,
40, 59, 62, 80, 86, 135, 141]. A higher Iccmax implies a larger VR
and higher cost. VR sharing between multiple domains (e.g.,
the LDO PDN shares V_IN VR for cores, LLC, and graphics as
shown in Fig. 1(c)) eectively reduces the maximum current
required, Iccmax , thereby reducing the area and BOM of the
o-chip VR.
To reduce system area and cost, many platforms use a power
management integrated circuit (PMIC [52, 109, 134]) that incor-
porates multiple VRs (and other functions) into one integrated
circuit. In our model, the VR area and cost are calculated based
on the Iccmax requirements for each domain of a PDN. We
assume an optimized solution with a PMIC for processors with
TDPs up to 18W for all PDNs. Higher-TDP processors typically
use a traditional voltage regulator module (VRM [59]) instead
of a PMIC due to the high current requirements of these pro-
cessors [52, 109]. We obtain the actual mapping between the
Iccmax and the area/cost directly from Texas Instruments VR
vendor [118].
3.3. Processor Performance Modeling
To understand the impact of PDN end-to-end power-
conversion eciency (ETEE) on workload performance of a
client processor, we build a performance model. Our perfor-
mance model aims to estimate the performance improvement
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of a CPU- (graphics-) intensive workload when increasing the
power-budget allocated to the CPU cores (graphics engines).
We build the performance model of the compute do-
main (i.e., CPU cores and graphics engines) using em-
pirical measurements on a real system in three steps.
First, we run a CPU- (graphics-) intensive workload with
high performance-scalability5, e.g., 416.gamess of SPEC
CPU2006 [114] (3DMark06 [124]), on a real Intel Skylake sys-
tem, whose specications are in Table 3. Second, we sweep the
frequency of CPU cores (graphics engines) in steps of 100MHz
(50MHz), the nest CPU core (graphics engine) frequency gran-
ularity that the Skylake architecture supports. Third, we mea-
sure the total power consumption of the processor and log
the increase in power consumption compared to the measure-
ment done in the previous (i.e, lower) frequency. By doing so,
we build power-frequency curves that we use along with the
workload’s performance-scalability to estimate performance
as a function of power.
Using our performance model, we plot in Fig. 2(a) the ad-
ditional power-budget required (y-axis) to increase the clock
frequency of a CPU/graphics domain by 1% when running
CPU-/graphics-intensive workloads, relative to the baseline
frequency of each TDP (x-axis). We observe that, compared
to a high-TDP (e.g., 50W ) processor, a low-TDP (e.g., 4W ) pro-
cessor requires only a small amount of power (e.g., ∼9mW )
to increase the clock frequency of a CPU/graphics domain by
1%. Fig. 2(b) shows the percentage (y-axis) of the total TDP
power-budget (x-axis) that is allocated to the CPU-cores, LLC,
IO and SA, and PDN power losses for a CPU-intensive work-
load (no budget is allocated to graphics in this workload). In
each TDP, we use the PDN among three commonly-used PDNs
(i.e., MBVR, IVR, LDO) that maximizes PDN power loss (e.g.,
IVR for 4W and MBVR for 50W ), to show the eect of using
an unoptimized PDN on dierent processor domains’ power
budgets. We nd that in a low-TDP processor, a relatively small
fraction (e.g., only 13% of a 4W TDP) is allocated to CPU-cores
compared to a higher-TDP processor (e.g., about 52% of a 50W
TDP), while PDN power loss is 25% or more (i.e., ETEE of 75%
or less). If we use a PDN with a higher ETEE for each TDP
(e.g., 5% higher ETEE, which translates to 5% lower PDN power
loss), we can increase the CPU-cores’ power-budget by the
spared power on PDN loss (e.g., 5%), thereby increasing the
workload’s performance. We illustrate the impact of a PDN’s
ETEE with the following example.
Impact of PDN ETEE on System Performance. For a 4W
TDP processor, the domains’ nominal power consumption
(i.e., the sum of each domain’s nominal power consumption)
is approximately 3W. To nd the total processor power con-
sumption, we must account for the PDN power conversion
loss by dividing the domains’ nominal power consumption by
the PDN’s ETEE. Therefore, the PDN’s ETEE can dictate the
amount of remaining power budget for reallocation across the
5We dene performance scalability of a workload with respect to CPU
frequency as the performance improvement the workload experiences with
unit increase in frequency, as described in [46, 139]. Modern processors pre-
dict the performance-scalability of a workload at runtime using performance
counters [139]. The performance-scalability metric is used by current power
management algorithms, such as Intel’s SpeedShift [98] and EARtH [27], which
rst appeared in the Intel Skylake processor [8].
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Figure 2: Using our performance model, we show (a) the addi-
tional power-budget required (y-axis) to increase the clock fre-
quency of a CPU/graphics by 1%when runningCPU-/graphics-
intensiveworkloads, relative to the baseline frequency of each
TDP (x-axis), and (b) percentage (y-axis) of the total TDP
power-budget (x-axis) that is allocated to CPU-cores, LLC, IO
and SA, and PDN power loss for a CPU-intensive workload.
domains to improve system performance. For example, we can
increase the CPU-cores’ clock frequency by 1% for each 9mW
increase in the CPU-cores’ power budget at a 4W TDP (shown
in Fig. 2(a)).
To show how even a small dierence in ETEE can have a sig-
nicant impact on system performance, assume we have two
PDNs: 1) PDN1 with ETEE1=75%, and 2) PDN2 with ETEE2=80%.
The total processor power consumption of PDN1 and PDN2
are 4W (3W /0.75) and 3.75W (3W /0.8), respectively. Accord-
ing to our model (shown in Fig. 2(a)), the additional 250mW
(4W – 3.75W ) saved by using PDN2 (instead of PDN1) could
be allocated to increasing the CPU cores’ clock frequency by
28%. This would increase the performance of a highly-scalable
workload by 28%.
3.4. PDNspot Assumptions and Limitations
Assumptions. Our PDNspot model makes three main as-
sumptions. First, PDNspot assumes that the system operates
within a thermal design power (TDP) limit. The power man-
agement unit allocates 1) a power-budget to the SA and IO do-
mains, which have nearly constant power consumption across
dierent TDPs, and 2) the remaining power-budget to the
compute domain (cores and graphics). The compute domain
power-budget is divided between the cores and the graphics
engines based on the running workload (e.g., CPU- versus
graphics-intensive workload). Second, PDNspot assumes the
same routing resources for all PDNs. Therefore, for PDNs in
which multiple domains share a single VR (e.g., IVR, LDO),
the routing resources of these domains are combined. Third,
PDNspot assumes that all voltage emergencies are handled by
both 1) existing decoupling capacitors and 2) existing architec-
tural techniques. This is a reasonable assumption for modern
client processors [7, 102, 112].
Limitations. Our PDNspot model has two main limitations.
First, the model predicts the ETEE based on average values of
inputs over a time interval (e.g., during residency in a power
state). To provide the dynamic ETEE of a workload (e.g., during
multiple system power states within a workload), PDNspot
should be run for each time interval separately with the ap-
propriate input for the examined time interval. However, this
is not a big limitation since doing so can be automated (e.g.,
using a script) once data for multiple intervals is collected.
Second, the model considers the processor and the o-chip
VRs as a single thermal domain (i.e., as sharing the same TDP),
which is true for many systems [92]. However, the PDNspot
model does not provide the eect of thermals on power and
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performance for a system in which the processor and o-chip
VRs are in two dierent thermal domains.
4. PDNspot Validation
PDNs in modern client processors have complex designs,
and they involve several components integrated on die, pack-
age, and board. For example, the IVR design includes multiple
components such as 1) buck regulator bridges [21], 2) control
modules that generate the pulse width modulation (PWM)
signals [49, 73, 93] and activate IVR phases, 3) air core induc-
tors (ACI) [21, 49], and 4) Metal Insulator Metal (MIM) capaci-
tors [21]. In addition, several IVR parameters (e.g., thresholds
for voltage-regulator power-states) and algorithms (e.g., phase-
shedding management) are typically congured and tuned
post-silicon. Therefore, modeling these designs with, for ex-
ample, SPICE [87] is inaccurate and unsuitable for validating
our power models. Instead, we obtain the input parameters
(shown in Table 2) to PDNspot and validate the three power
models of PDNspot with real experimental data from our lab
that we collect using two dierent sets of benchmark traces
that are typically used to evaluate client processors.
In this section, we present the 1) experimental setup used to
obtain PDNspot model parameters, 2) methodology for obtain-
ing PDNspot model parameters, and 3) PDNspot validation
process.
4.1. Experimental Setup
System Setup. To measure power and validate our power
models, we use two systems with the congurations shown in
Table 3. Intel Broadwell and Skylake architectures use IVR [88]
and MBVR [26] PDNs, respectively.
Table 3: Processor congurations and PDNs
Processors
1) i7-5600U [54] Broadwell architecture
PDN topology: IVR [88]
2) i7-6600U [55] Skylake architecture
PDN topology: MBVR [26]
L3 (LLC) cache: 4 MB.
Process technology node: 14 nm
Memory DDR3L-1600 MHz [65], non-ECC,dual-channel, 8 GB capacity
Benchmark Traces. To obtain the input parameters (shown
in Table 2) for our models and validate the models, we use
approximately 5000 traces from a wide variety of benchmarks,
typically used in evaluating client processors. We use ∼3000
single threaded traces, ∼1200 multi-programmed traces, and
∼750 graphics traces comprising of 1) representative CPU- and
graphics-intensive workloads including SPEC CPU2006 [114],
Sunspider [128], PhotoShop [2], Illustrator [1] SYSmark [14],
HandBrake [133], 3DMark06 [124], Crysis [28], 2) representa-
tive battery life workloads such as oce productivity work-
loads (e.g., MobileMark [13]), video conferencing and stream-
ing workloads, and web-browsing workloads [6], and 3) syn-
thetic traces of power-virus [26] for each domain, which can
be generated using tools such as McPAT [77], SYMPO [31] or
Intel’s Blizzard [9].
Power Measurements. For the platform power measure-
ments, we use a Keysight N6705B DC power analyzer [69]
equipped with an N6781A source measurement unit (SMU)
[70]. The N6705B (equipped with N6781A) accuracy is around
99.975% [70]. The power analyzer measures and logs the instan-
taneous power consumption of dierent device components.
Keysight’s control and analysis software [69] is used for data
visualization and measurement management. For more detail,
we refer the reader to the Keysight manual [69] and to our
prior work [42].
4.2. Obtaining PDNspot Model Parameters
We describe the process we use to obtain each of the in-
put parameters to PDNspot models. A summary of the main
parameters is shown in Table 2.
VR Eciency Curves – Input Parameters. We measure
two sets of parameters for 1) on-chip VR eciency (i.e., ηIVR
and ηLDO) and 2) o-chip VR eciency (i.e., ηVIN , ηGFX , ηSA,
and ηIO). We perform the measurements on our systems across
multiple values in the operational range of the 1) VR input
voltage (e.g., 7.2V, 9V, 12V for o-chip VR; 1.6V and 1.8V for
IVR), 2) VR output voltages (e.g., 0.5V, 0.6V, 0.7V, 1V, 1.8V), and
3) load current.
We measure the o-chip VR eciency (ηVIN , ηGFX , ηSA, and
ηIO) by 1) connecting the VR input (output) to channel A (B)
of the DC power analyzer, which we congure as the power
supply (DC electronic load) [71]. This setup enables us to 1)
measure the input and output power, and 2) sweep over the
ranges of the load current, output voltage and input voltage
values, and log the data into the host PC that runs the control
and analysis software. We also measure the eciency for each
VR power-state for VRs that support multiple power-states
(e.g., VIN supports PS0, PS1, PS3 and PS4). Fig. 3 shows the e-
ciency curves for the o-chip VRs (i.e., V_Core, V_GFX , V_SA,
V_IO and V_IN ) as a function of multiple output voltages, one
input voltage (7.2V) and two VR power-states (PS0 and PS1).
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Figure 3: O-chip VR eciency curves as a function of: 1)
output current (Iout, x-axis), 2) output voltage (Vout), 3) VR
power-states (only PS0 and PS1 shown), and 4) input voltage
(Vin, only 7.2V is shown).
We measure IVR eciency (ηIVR) using the Broadwell pro-
cessor. Since the IVR is integrated into the processor, it is
impossible to disconnect the native load (e.g., cores, graphics
engines) and connect a high current load directly to the output
of an IVR. Therefore, to measure the IVR eciency, we operate
the processor in a special Design For Test (DFT) mode [21]. We
also operate the processor clock tree at varying frequencies to
enable a large eective adjustable load current. We measure
the current and voltage at the output and input (i.e., output
of the VIN in Fig. 1) of the IVR [21]. Next, we calculate the
input and output power and plot the eciency curves as a
function of load current and output voltage. Table 2 (On-chip
VR Eciency) shows the range of the measured IVR eciency
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(81%–88%). The actual curves in PDNspot plot the eciency as
a function of input voltage, output voltage and output current.
We measure the LDO VR eciency (ηLDO) in two steps. First,
since the LDO VR is not implemented in our experimental
systems, we emulate the LDO VR static behavior using the
power-gates that exist in the MBVR PDN of the Skylake pro-
cessor, a technique6 which is used by Intel [79] to implement
an LDO VR. Second, we measure the input and output power
of the LDO VR under varying load current, input and output
voltages and plot the eciency curves. The LDO VR eciency
is the ratio between the output and the input voltage times
the ratio between input and output current (also known as
current eciency), i.e., ηLDO = (VOUT /VIN ) · (IOUT /IIN ). Our
measurements show that the current eciency, i.e., IOUT /IIN ,
is more than 99% as tabulated in Table 2.
Nominal Power of Domains – Input Parameter. We mea-
sure the nominal power (PNOM ) input parameter of each domain
(i.e., cores, LLC, graphics, SA, and IO) directly on the Skylake
system when running traces of single threaded, multi-threaded
and graphics workloads. We log the measured power of each
trace and its application ratio (i.e., AR, discussed in Sec. 2.4).
Other Input Parameters. We measure the Load-line
impedance (RLL) from a domain’s input to the output of the o-
chip VRs for each domain directly on Skylake and Broadwell
Systems. We measure peak-power (i.e., Ppeak) when running
power-virus traces. We estimate leakage-power fraction (FL)
using a post-silicon technique, thermal conditioning [23,25,47],
by 1) increasing the processor temperature while running a
load with constant voltage and frequency (i.e., constant dy-
namic power), 2) measuring the associated changes in power
consumption, and 3) extrapolating the domain’s power frac-
tion which is aected by temperature, as the leakage power
depends exponentially on temperature whereas the dynamic
power is not aected by temperature [34, 39, 40, 64].
4.3. PDNspot Validation
We validate PDNspot by comparing the predicted ETEE
obtained from each PDNspot model (i.e., IVR, MBVR, and LDO)
with the ETEE measurements on real systems.
6By controlling the number of the conducting power-gate transistors
and their gate voltages, the power-gate behaves like an LDO VR. The actual
LDO VR implementation has additional circuitry (e.g., to handle load transient
response, digital control of the LDO VR output).
To validate PDNspot, we use as reference the total power
consumption of real Intel processors (Broadwell, Skylake, and
Skylake with emulated LDO PDN) measured from the main
power supply (battery/PSU) for each of the PDNs (PIVR , PMBVR ,
and PLDO). We use PDNspot to obtain the predicted power
consumption of each PDN. We use a subset (200) of the bench-
mark traces (single-thread, multi-programmed, and graphics
described in Sec. 4.1) that have various application ratios (AR).
We calculate the measured (predicted) ETEE of each PDN by di-
viding the total nominal power consumption (i.e., PDN output
power) by the measured (predicted) total power consumption
(i.e., PDN input power). Finally, we calculate the accuracy of
PDNspot by comparing the measured ETEE to the predicted
ETEE of each PDN.
We nd that our three IVR, MBVR and LDO PDN mod-
els in PDNspot have an average (min/max) accuracy of 99.1%
(98.7%/99.3%), 99.4% (98.9%/99.7%), and 99.2% (98.6%/99.6%), re-
spectively, across all our 200 workloads. Fig. 4(a–i) shows the
validation results (measured vs. predicted ETEEs) for 4W , 18W ,
50W TDPs when running single-threaded, multi-programmed,
and graphics traces with an AR between 40% to 80%. Fig.
4(j) shows the results for the battery life related power-states:
C0 with minimum frequency (C0MIN ) and package C-states
(C2/3/6/7/8) [34, 39, 40].
5. Motivation: PDN Ineciencies in Client
Processors
This section makes three key empirical observations about
the three most commonly-used PDN architectures (i.e., IVR [21,
61, 88], MBVR [29, 63, 97], LDO [15, 18, 111, 112, 113, 120]) in
modern high-end client processors to motivate the need for
a hybrid and adaptive PDN that leverages the advantages of
each one of the three PDN architectures.
We use our validated model, PDNspot, to evaluate the ef-
ciency of the three PDNs. We estimate the o-chip current
consumption, ETEE with breakdown into multiple sources
of power-conversion losses, and average power consumption
of a processor using each of the three PDNs. We use a total
of 300 CPU-intensive, graphics-intensive, and video playback
workload traces to evaluate each PDN.
Based on our evaluation results shown in Figures 4 and 5,
we make three key observations.
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Figure 4: PDNspot validation results. (a)–(i) End-to-End power-conversion eciency (ETEE) for single-threaded, multi-threaded
and graphics traces at 4W , 18W and 50W TDP with varying application ratios (AR). (j) shows the results for battery life related
power-state: C0 with minimum frequency (C0MIN) and package C-states (C2/3/6/7/8) [34,39,40].
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Figure 5: Breakdown of the power conversion loss of the three
PDNs when running a CPU-intensive workload (AR=56%) at
4W , 18W , and 50W TDPs. Conduction loss (I2R) and on-chip &
o-chip VR inciencies are the most prominent losses. Nor-
malized (to IVR PDN) chip input current (I , i.e., from o-chip
VRs) and load-line impedance (RLL) are shown as line plots.
Observation 1. We observe that when executing CPU- and
graphics-intensive workloads, the IVR PDN has a lower ETEE
at the 4W TDP (Figures 4.a,d,g) and a higher ETEE at the 50W
TDP (Figures 4.c,f,i) compared to MBVR and LDO PDNs across
the entire range of tested ARs. The ETEE crossover point, at
which the IVR ETEE becomes higher than the MBVR/LDO
ETEE, exists at some TDP between 4W and 50W .
Fig. 5 provides more insight into this observation with break-
downs of PDN power conversion loss. We nd that at 4W TDP,
the dominating contributor to the PDN power conversion loss
are the on-chip and o-chip VR ineciencies. At 4W TDP, the
IVR PDN has a lower ETEE than the MBVR and LDO PDNs
due to the higher power conversion ineciencies of the IVR
PDN’s on-chip and o-chip VRs. At a 50W TDP, we nd that
MBVR and LDO PDNs have lower ETEEs due to their high I2R
loss in core and graphics domains. The high I2R loss is due
to: 1) a ∼2× higher chip input current in the MBVR and LDO
PDNs compared to the IVR PDN7, and 2) a 2.5×/1.3× higher
load-line impedance (RLL) in the MBVR/LDO PDNs compared
to the IVR PDN8. We conclude that the MBVR and LDO PDNs
are more ecient at a low TDP (e.g., 4W ) compared to the IVR
PDN, while the IVR PDN is more ecient at a high TDP (e.g.,
50W ).
Observation 2. We observe that the PDN ETEE is aected
not only by the TDP (as discussed in Observation 1) but also
by the workload’s Application Ratio (AR) and the workload
type, i.e., single-threaded, multi-threaded, and graphics.
Fig. 4(a–i) shows that the MBVR and LDO PDN ETEEs
increases with AR, which is most pronounced at 18W and
50W TDPs. This phenomenon is due to the load-line (described
on Sec. 2), which results in a lower voltage-guardband when
running workloads with higher ARs.
7The IVR PDN reduces the chip input current because it uses high input
voltage from the rst-stage VR into the chip (Sec. 2).
8The IVR and LDO PDNs have lower RLL compared to MBVR because
both IVR and LDO PDNs share routing resources from external VRs into the
chip’s package and die.
Fig. 4(b,e,h) show that the single-thread, multi-thread, and
graphics workloads (all at the same TDP of 18W) have dierent
ETEE curves. For example, for the graphics workload in Fig.
4(h), the IVR PDN is less ecient than the other two PDNs for
the entire AR range (with a crossover point around 21W TDP,
not shown in Fig. 4, at which the IVR ETEE becomes higher
than the MBVR/LDO ETEE), while the other two workloads
have crossover points at dierent ARs within the 18W TDP.
Fig. 4(a–f) shows that the LDO ETEE is higher than the
MBVR ETEE for CPU-intensive (single- and multi-threaded)
workloads, but is lower than the MBVR ETEE for graphics-
intensive workloads. Note that the LDO ineciency is more
dominant in graphics workloads, due to the high voltage dif-
ference between the core and graphics domains because in
graphics-intensive workloads, the graphics-engine runs at rel-
atively high frequencies (and voltages) while cores are kept
at low frequencies (and voltages). Therefore, the LDO PDN 1)
sets the o-chip (i.e., rst stage) VR voltage to the high voltage
level required by the graphics-engines (e.g., 0.9V ) while acti-
vating the graphics-engines’ on-chip LDO (i.e., second-stage)
VR in bypass-mode, and 2) uses the core’s on-chip LDO (i.e.,
second-stage) VR to regulate the voltage down to the low volt-
age level required by the core (e.g., 0.5V ). Doing so, results in
very low power conversion eciency of the core’s LDO VR
(e.g.,∼0.5/0.9 = 55%, as discussed in Sec. 2.2), thereby reducing
the ETEE of the LDO PDN.
We conclude that, in addition to the TDP, the AR and work-
load type have signicant eects on each PDN’s ETEE. Particu-
larly, lowering the workload’s AR degrades the ETEE of MBVR
and LDO PDNs due to load-line eect, while using graph-
ics-intensive workloads reduce the LDO ETEE compared to
CPU-intensive workloads due to the high voltage requirement
dierence between the core and graphics domains.
Observation 3. We observe that the ETEE of the IVR PDN
is signicantly lower than that of MBVR and LDO PDNs for
computationally light workloads (e.g., video playback, web
browsing, oce productivity applications [6, 13, 14]) and low-
power states across all TDPs. Fig. 4(j) shows the ETEE of the
three PDNs in 1) C0MIN , an active power-state in which the
core and graphics domains operate at their lowest frequencies,
and 2) package C-states (C2, C3, C6, C7, and C8 [34,39,40]), low
power-states of the processor. The processor uses these power-
states, for all TDPs, to reduce energy consumption (thereby
increasing battery life of battery-powered devices) when the
processor runs a light (i.e., low computational intensity) work-
load or once the processor is partially/fully idle. We explain
the eects of ETEE in these power-states on battery life using
a video playback workload example.
The video playback [6] workload is a computationally light
workload that operates in three main power-states during each
video-frame. First, a C0MIN power-state, which consumes
PC0MIN =2.5W nominal power for RC0MIN =10% (RC0MIN is the
residency of power state C0MIN in terms of the fraction of
execution time) of the frame’s time. In this state, the cores
and graphics engines prepare a video-frame and store it in
main memory. Second, a C2 power-state, which consumes
PC2=1.2W nominal power for RC2=5% of the frame’s time. The
cores and graphics engines are idle (power-gated) in this state.
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In C2, the display-controller fetches part of the frame from
main memory into a local buer inside the display controller.
Third, a C8 power-state, which consumes PC8=0.13W nominal
power for RC8=85% of the frame’s time. In C8, the display
controller reads frame data from its local buer and displays
it on the display panel, while the rest of the processor is idle
(e.g., main memory is in self-refresh). We calculate the average
power of the video playback workload by summing the frac-
tional power of each power-state taking into account the ETEE
in each state (denoted by ηC0MIN ,2,8). Hence, the average power
is given by: PC0MIN ·RC0MIN /ηC0MIN +PC2 ·RC2/ηC2+PC8 ·RC8/ηC8.
The video playback average-power results (shown in Fig. 8(c))
show that MBVR and LDO PDNs have 12% and 11% lower aver-
age power, respectively, than the IVR PDN. We conclude that
the IVR PDN is energy-inecient for computationally-light
workloads, which negatively impacts both energy consump-
tion and battery life.
Summary. We conclude that there is no single PDN for mod-
ern client processors that maintains a high ETEE across all
TDPs, workload types and application ratios (ARs). These ob-
servations motivate us to build a hybrid and adaptive PDN that
utilizes the advantages of each one of the three PDN architec-
tures, as we describe in Sec. 6.
6. FlexWatts
We present FlexWatts, a hybrid adaptive PDN for modern
processors that maintains a high ETEE for the wide power
consumption range and workload diversity of client proces-
sors. FlexWatts is based on three key ideas. First, it combines
IVRs and LDOs in a novel way to share multiple on-chip and
o-chip resources and thus reduce BOM, as well as board and
die area overheads, as illustrated in Fig. 6. This hybrid PDN
is allocated for processor domains with a wide power con-
sumption range (e.g., CPU cores and graphics engines) and
it dynamically switches between two modes, IVR-Mode and
LDO-Mode, based on the eciency of each mode, using a spe-
cial power-management ow. Second, FlexWatts statically
allocates an o-chip VR to each system domain with a low and
narrow power consumption range (i.e., SA and IO domains).
This is because unlike in compute domains, the power con-
sumption of the system-agent (SA) and IO domains does not
signicantly scale with TDP (as shown earlier in Fig. 2(b)) or
workload’s AR. Thus, it is more energy-ecient to place each of
them on a dedicated o-chip VR compared to using an on-chip
VR9. Third, FlexWatts introduces a new prediction algorithm
that automatically determines which PDN mode (IVR-Mode
or LDO-Mode) would be the most benecial based on system
and workload characteristics. For example, FlexWatts can op-
erate in LDO-Mode (IVR-Mode) when the processor runs a light
(heavy) workload such as video playback (Turbo Boost), or
when the processor operates at low (high) TDP such as 4W
(50W ). FlexWatts uses a runtime ETEE prediction algorithm
to select the operation mode (i.e., LDO-Mode or IVR-Mode) that
maximizes ETEE.
Hybrid PDNandResource Sharing. We build the FlexWatts
PDN by modifying a baseline IVR PDN, shown in Fig. 1(a), in
9AMD uses the same strategy for their LDO PDNs [112] (Fig. 1(c))
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Figure 6: Our hybrid adaptive PDN (FlexWatts). FlexWatts
uses an o-chip VR to each system domainwith a low and nar-
row power consumption range (i.e., SA and IO domains). For
system domains with a wide power consumption range (e.g.,
CPU cores and graphics engines), FlexWatts allocates a hybrid
PDN. This hybrid PDN can dynamically switch between two
modes, IVR-Mode and LDO-Mode, based on the expected ETEE
benets of each mode for the current workload and power
consumption. The hybrid PDN shares between IVR and LDO
modes 1) on-chip resources such as the high-side (HS) NMOS
power switch in the IVR PDN as illustrated on the right side,
and 2) o-chip VRs (V_IN ).
two ways. First, we replace the two on-chip IVRs of the SA and
IO domains (i.e., V_SA and V_IO IVRs) with two o-chip VRs
and two on-chip power-gates, as illustrated in Fig. 6. Second,
we implement hybrid VRs, which extend each of the remaining
IVRs (i.e., V_Core0/1, V_LLC and V_GFX IVRs in Fig. 1(a)) by
implementing an LDO VR using the existing resources of the
IVR, as illustrated in Fig. 6 (right side). By doing so, we enable
a hybrid PDN that has two modes of operation, IVR-Mode and
LDO-Mode, with low cost and low area overhead. As illustrated
in Fig. 6, each hybrid VR shares between the two modes 1)
on chip resources such as the high-side (HS) NMOS power
switch [21], and decoupling capacitors (both on package and
on die) of the baseline on-chip IVR, and 2) o-chip VRs (i.e.,
V_IN ). We use the HS power-switch to implement the LDO
VR, similar to Luria et al. [79], a work carried out by Intel
that utilizes the power-gate’s power-switch to implement an
LDO VR. This architecture enables both PDN modes to share
routing resources and the power grid across board, package,
and die during operation, as illustrated in Fig. 6.
Voltage Noise-Free Mode-Switching. FlexWatts mode-
switching transitions the hybrid PDN between two modes
(IVR-Mode and LDO-Mode). Carrying out the mode-switching
while the compute domains are active may introduce voltage
noise because the two modes have very dierent operation
principles. In IVR-Mode, the o-chip VR (V_IN ) is set to a rel-
atively high-voltage (e.g., 1.8V ) and the on-chip IVRs regulate
the voltage to the level the domain needs (e.g., 0.6V–1.1V ).
In LDO-Mode, V_IN voltage is set to the maximum voltage re-
quired by all domains (e.g., 0.6V–1.1V ) and the on-chip LDOs
regulate this maximum voltage to the level the domain needs.
Therefore, the mode-switching should congure the on-chip
and o-chip VRs and change their voltage levels while transi-
tioning from one mode to the other.
To prevent any voltage noise during mode-switching,
FlexWatts performs mode-switching while the compute do-
mains are idle. To do so, we 1) place the processor in an idle
power-state for a short period, 2) congure the hybrid PDN and
update the on-chip and o-chip VR levels, and 3) exit the idle
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power-state and resume the processor with the new PDN mode.
To this end, we utilize a power-management ow that places
the processor into the idle power-state, (which exists in most
modern processors [26,34,39,40,42,43,48,51,121]), in which the
cores, LLC, and graphics units are turned o after their contexts
are saved into a dedicated SRAM. We leverage the C6 package
C-state power management rmware ow [42] to implement
FlexWatts’s mode-switching transition ow. FlexWatts takes
the following three steps to switch between two PDN modes.
First, the power management unit (PMU) places the system
into the package C6 idle power state during which the PMU
saves the context10 of the hybrid PDN domains (i.e., the CPU
cores, LLC, and graphics) and turns o their clock and voltage.
Second, the PMU performs the actual mode switching actions
of the hybrid PDN by 1) adjusting the V_IN VR voltage to a
level suitable for the new mode (i.e., 1.8V for IVR-Mode, or
0.6V–1.1V for LDO-Mode), and 2) conguring the hybrid VRs
to operate in the new mode (as illustrated in Fig. 6). Third,
the PMU exits the package C6 idle power-state and switches
to the active state. Doing so allows the processor to resume
execution while the hybrid PDN domains use the new PDN
mode.
Runtime PDNMode-Prediction Algorithm. So far, we ex-
plained how to switch between two PDN modes (i.e., mode-
switching ow) without describing when to switch. FlexWatts
relies on our new runtime mode-prediction algorithm whose
goal is to predict which PDN mode, among the two modes,
IVR-Mode and LDO-Mode, provides the best end-to-end power-
conversion eciency (ETEE).
As shown in Fig. 4, ETEE is a function of 1) the AR and the
workload type (i.e., single-thread, multi-thread, and graphics),
and 2) the TDP and the power-state of the system. ETEE
depends on the AR due to the load-line eect (discussed in
Sec. 2.4) and shown in Equation 3. The workload type aects
ETEE because each of the three workload types stresses the
underlying power delivery network dierently, as explained
in Sec. 3.1.
Algorithm 1 depicts our mode prediction algorithm. The
key idea of our algorithm is two-fold. First, we store two
sets of ETEE curves inside the PMU rmware, one set for the
IVR PDN and the other set for the LDO PDN. A PDN ETEE
curve set is a multidimensional table11 that includes an ETEE
curve corresponding to a TDP for each workload type (i.e.,
three curves for each TDP point). Each ETEE curve stores
the ETEE values as a function of the AR (as shown in Fig.
4(a-i)). We also include one ETEE curve for power states (as
shown in Fig. 4(j)). Second, for every evaluation interval (e.g.,
10ms), we estimate each of the algorithm’s input parameters
(i.e., TDP, AR, workload type, and power-state). We use the
estimated parameters to access the corresponding ETEE curve
to obtain the ETEE values for both IVR-mode and LDO-mode.
The algorithm chooses the mode that maximizes the ETEE.
10The context is stored into dedicated SRAMs, using power from an always-
on VR (not shown in Fig. 1) that retains the dedicated SRAMs’ contents in idle
states [42, 43].
11A modern PMU implements multiple curves (as tables) such as leakage
power as function of temperature and voltage, voltage as function of frequency,
VR power-conversion eciency as a function of input-voltage, output-voltage
and output-current [34, 39, 40, 98, 101].
Next, we explain how we estimate the inputs to our algorithm
(i.e., TDP, AR, workload type, and power-state) at runtime.
Algorithm 1 FlexWatts Mode Prediction Algorithm
1: procedure Determine_FlexWatts_Mode
2: Input: TDP, AR, WL_TYPE, PS /*power-state*/
3: Output: PDN_Mode (IVR-Mode or LDO-Mode)
4: IVR_ETEE = estimate_IVR_ETEE (TDP,AR,WL_TYPE,PS)
5: LDO_ETEE = estimate_LDO_ETEE (TDP,AR,WL_TYPE,PS)
6: if IVR_ETEE ≥ LDO_ETEE
7: return IVR-Mode
8: else return LDO-Mode
9: end procedure
Runtime Estimation of the Algorithm Inputs. The PMU
of a modern processor uses the TDP, AR, workload-type, and
power-state in multiple power management algorithms such
as 1) power-budget management (PBM) algorithm [24,26, 101],
2) Turbo Boost algorithm [26,98,101], and 3) system maximum
current protection [7, 102].
The runtime-congured TDP value is available to the PMU
[5, 132]. To estimate the AR, the PMU uses activity sensors
[7, 10, 19, 30, 78, 102, 110, 126] that are implemented in multiple
domains of the Intel Skylake processor [19, 26, 102, 110]. These
activity sensors estimate each domain’s activity using internal
events in each domain, such as active execution ports in the
core, memory stalls, type of instructions being executed (e.g.,
scalar, vector instructions of 128-bits/256-bits/512-bits). A ded-
icated weight is associated with each event, and the weighted
sum of the events in a domain is periodically (e.g., every mil-
lisecond) sent to the PMU. The weights of the activity sensors
are calibrated post-silicon to provide a proxy of the AR.
The PMU estimates the workload-type (WL_TYPE) based
on the power-state (i.e., active/idle) of the cores and graphics
engines. For example, if the graphics engines are active, then
the workload-type is set to graphics, while if more than one
core is active and the graphics engines are idle, then it is set to
multi-threaded.
The power-state, i.e., package power-state, of the processor is
known to PMU rmware as the PMU carries out the transitions
from one package C-state to another [34, 39, 40].
FlexWatts Overhead. We estimate the latency of our
FlexWatts mode switching ow with techniques used by previ-
ous works that estimate the package C-state latencies [105,106].
We nd that 1) placing the processor into package C6 power
state takes 45µs (without voltage changes), 2) adjusting the
on-chip and o-chip VR voltage levels (assuming a latency of
≤2µs for on-chip VRs [21,79], and a slew rate of 50 mV /µs [60]
for o-chip VRs) takes 19µs, and 3) exiting the C6 power state
takes about 30µs. Hence, the overall ow takes nearly 94µs.
It should be noted that the DVFS (P-state) latency on Intel
processors can take up to 500µs [34, 37, 51, 82] depending on
the processor’s internal state, which shows that the FlexWatts
ow latency is within an acceptable range.
The area overhead of FlexWatts over the IVR PDN is minimal.
The additional area required to implement the LDO mode using
the IVR resources (i.e., the high-side NMOS power switch) is
around 0.041mm2 [79] at 14nm process technology node. This
corresponds to only 0.04% and 0.03% of the Intel dual and quad
core client die sizes [129], respectively.
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7. Experimental Results
We evaluate FlexWatts with respect to performance, battery
life, board area and bill of materials (BOM), compared to the
three commonly-used state-of-the-art PDNs in modern proces-
sors: IVR, MBVR, and LDO. We also include a comparison with
a hybrid PDN (used in Intel Skylake-X processors [62]) that
combines IVR and MBVR PDNs, which we refer to as I+MBVR.
Similar to the LDO PDN, I+MBVR uses o-chip VRs for the
SA and IO domains and similar to the IVR PDN, it uses IVRs
for the other domains. We evaluate the PDNs using our new
PDNspot framework described in Sec. 3.
7.1. CPU and Graphics Performance
We evaluate the performance of FlexWatts compared to
other PDN architectures (IVR, MBVR, LDO, I+MBVR), under
the following scenarios:
• When running SPEC CPU2006 [114] core performance
benchmarks, on processors with 4W TDP. We also show
the average performance of SPEC CPU2006 as TDP varies
between 4W and 50W .
• When running 3DMark06 [124] graphics performance
workloads, as TDP varies between 4W and 50W .
We evaluate the performance of CPU- and graphics-
intensive workloads assuming a fan-less system12. Therefore,
we use a junction temperature (Tj) of 80◦C for TDPs between
4–8W and 100◦C for TDPs higher than 8W .
SPEC CPU2006 Benchmarks at 4W TDP. We evaluate
SPEC CPU2006 [114] benchmarks with the maximum allowed
frequency (i.e., 0.9GHz) for a 4W TDP system. For these bench-
marks, the two cores run at the same frequency and voltage, as
in all recent client processors [21,29,63,88,97,111]. In addition,
the voltage design point for the LLC matches the core voltage
domain as described in Rotem et al. [100]. Thus, the core0,
core1, and LLC domains have nearly the same voltage require-
ments (except for voltage variations due to manufacturing
process variation).
Fig. 7 plots the performance improvement (normalized to
that of the IVR PDN at 100%) of each SPEC CPU2006 bench-
mark when using each of the ve PDNs in a 4W TDP system.
PDNspot uses the performance-scalability metric of the SPEC
CPU2006 benchmarks to estimate performance (as we discuss
in Sec. 3.3). Based on Fig. 7, we make four key observations. 1)
The performance improvement of MBVR, LDO, and FlexWatts,
averaged across all benchmarks, is greater than 22% for the
4W TDP system. This is because MBVR, LDO, and FlexWatts
(which mainly operates in LDO-Mode at 4W TDP) each have
a higher ETEE than IVR at low TDP. At low TDPs, IVR has
a larger power conversion loss due to the two-stage (on-chip
and o-chip) voltage regulation. 2) FlexWatts has a very small
(i.e., less than 1%) performance degradation compared to LDO
and MBVR PDNs (the highest performing PDNs at 4W TDP).
FlexWatts performs only slightly worse than the LDO and
MBVR PDNs due to FlexWatts’s higher load-line that is a re-
sult of resource sharing between its LDO and IVR components
within FlexWatts’s hybrid PDN (discussed in Sec. 6). 3) The
12The junction temperature (Tj ) of a fan-less small form factor device (e.g.,
smartphone, tablet) is typically limited by the outer surface temperature of
the device [99, 136].
I+MBVR PDN provides higher performance than the IVR PDN
(6% on average) since I+MBVR removes the two-stage voltage
regulation of the SA and IO domains. This change improves
the ETEE of the I+MBVR PDN over the IVR PDN, and there-
fore increases the power-budget of the CPU core domain. 4)
The performance improvement of the ve PDNs correlates
with the performance-scalability of the workloads, since the
performance-scalability metric reects how the performance
of an application improves as the CPU clock frequency in-
creases (due to the additional power-budget allocated to the
CPU cores).
We conclude that FlexWatts signicantly improves the CPU
core performance compared to the state-of-the-art PDN (IVR)
at a low TDP point by operating in LDO-Mode, which results
in a higher ETEE than that of the IVR PDN.
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Figure 7: SPEC CPU2006 performance (normalized to the IVR
PDN) with ve PDNs at 4W TDP, sorted (in ascending order)
by the average performance-scalability of each benchmark.
SPEC CPU2006 Benchmarks at 4W to 50W TDP. We ex-
amine the eects of using dierent processor TDP levels, rang-
ing from 4W to 50W , on CPU performance. Fig. 8(a) plots the
average performance across the SPEC CPU2006 benchmarks
for several TDP levels. Based on Fig. 8(a), we make three key
observations. 1) At TDPs lower than 18W , FlexWatts provides
up to 22% higher performance over the IVR PDN by operat-
ing mainly in LDO-Mode, which has a higher ETEE than the
IVR PDN at low TDPs. Compared to the highest-performing
PDNs (MBVR/LDO) at low TDPs, FlexWatts performs only
slightly (i.e., less than 1%) worse due to the higher load-line of
FlexWatts’s LDO-Mode. 2) At TDPs higher than 18W , FlexWatts
provides up to 7%/4% higher performance over the MBVR/LDO
PDNs by operating mainly in IVR-Mode, which has a higher
ETEE than the MBVR/LDO PDNs at high TDPs. Compared to
the highest-performing PDN (IVR) at high TDPs, FlexWatts per-
forms only slightly (i.e., less than 1%) worse due to the higher
load-line of FlexWatts’s IVR-Mode. 3) The I+MBVR PDN pro-
vides higher (up to 6%) performance than the IVR PDN across
the tested TDP range since I+MBVR removes the two-stage
voltage regulation of the SA and IO domains. This change
improves the ETEE of the I+MBVR over the IVR PDN, and
therefore increases the power-budget of the CPU core domain.
However, I+MBVR provides signicantly lower performance
(up to 15%) than FlexWatts at low TDPs, since the I+MBVR
PDN uses two-stage voltage regulation (i.e., for the CPU cores,
LLC, and graphics domains), which results in a lower ETEE
compared to FlexWatts at low TDPs (e.g., 4W ).
Graphics Workloads at 4W to 50W TDP. We evaluate dif-
ferent PDN architectures using the 3DMark06 graphics work-
loads [124]. While running these workloads, 10% to 20% of the
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Figure 8: Evaluation of the ve PDNs normalized to IVR PDN (the state-of-the-art PDN [21, 61, 88]) (a) SPEC CPU2006 average
performance, (b) 3DMark06 performance, (c) Battery life workloads, (d) BOM, and (e) Board area.
processor’s power-budget is allocated to the CPU cores, while
the rest is allocated to the graphics engines. In addition, since
the graphics workloads require high memory bandwidth, the
LLC domain operates at a higher frequency and higher voltage
than the CPU domain.
Fig. 8(b) shows the average performance of the 3DMark06
graphics workloads with the ve PDN architectures when
running at 4W to 50W TDP. We make four key observations.
1) At TDPs lower than 25W , FlexWatts provides up to 25%
higher performance over the IVR PDN by operating mainly
in LDO-Mode, which has a higher ETEE than the IVR PDN at
low TDPs. 2) At TDPs higher than 25W , FlexWatts provides
up to 3%/6% higher performance over MBVR/LDO PDNs by
mainly operating in IVR-Mode, which has a higher ETEE than
the MBVR/LDO PDNs at high TDPs. 3) FlexWatts performs
slightly worse (i.e., up to 2% lower) than MBVR/LDO PDNs
due to i) the higher load-line of FlexWatts, and ii) the large
dierence in operating voltages across the CPU core, LLC and
graphics domains while running graphics workloads (i.e., the
core domain requires low voltage, e.g., 0.5V , while graphics
domain requires high voltage, e.g., 0.9V ), which degrades the
ETEE of both FlexWatts (in LDO-Mode) and LDO PDNs (as we
discuss in Sec. 2.3). 4) The I+MBVR PDN provides up to 6%
higher performance than the IVR PDN across the tested TDP
range. I+MBVR improves the power conversion eciency for
the SA and IO domains (which results in I+MBVR having a
higher ETEE than the IVR PDN), and increases the power-
budget of the graphics domain. However, I+MBVR provides
signicantly lower performance (up to 19%) than FlexWatts at
low TDPs, since the I+MBVR PDN’s two-stage voltage regula-
tion (similar to IVR PDN) at low TDPs (e.g., 4W ) results in a
lower ETEE than FlexWatts.
Based on our extensive CPU- and graphics-intensive work-
load evaluations, we conclude that FlexWatts increases the
performance of a low TDP (e.g., 4W ) processor by up to 25%,
while maintaining a low (i.e., less than 2%) performance degra-
dation for high TDP processors compared to the state-of-the-
art IVR PDN, over a wide range of TDPs (i.e., 4W–50W ). This
is because FlexWatts 1) allocates the hybrid PDN to domains
with a wide power consumption range (i.e., CPU cores, LLC,
and graphics), thereby maintaining a high ETEE across the
wide power range, and 2) allocates an o-chip VR to each do-
main with a low and narrow power consumption range (i.e., SA
and IO), thereby maintaining high power conversion eciency
in these domains, which increases FlexWatts’s ETEE across all
TDPs and workloads compared to the IVR PDN.
Battery Life Workloads. We choose four workloads that
are commonly used to evaluate the battery life of mobile pro-
cessors [6, 17, 140]: video playback [6, 17], video conferenc-
ing [13, 17], web browsing [13, 14], and light gaming [107]
benchmarks. For our modeled system, video playback, video
conferencing, web browsing, and light gaming have 10%, 20%,
30%, and 40% active state with minimum frequency (C0MIN )
residencies, respectively. During the remaining execution time,
compute domains (cores, LLC, and graphics engines) are idle,
but the system agent (SA) has activity at the display-controller
(in package-C8 state) and performs periodic (every few hun-
dreds of microseconds) memory accesses (in package-C2 state).
We note that these workloads have nearly the same average
power consumption regardless of the TDP of the system. In
active and idle states, we assume the same nominal power at
all TDPs. We evaluate battery life workloads at Tj of 50◦C. Fig.
8(c) shows the average (normalized to IVR) power consump-
tion of the ve PDNs. We observe that FlexWatts consumes up
to 1% more power than MBVR, but 8% to 11% less power than
IVR when running the four battery life workloads. I+MBVR
consumes up to 6% less average power than IVR and 5% higher
average power than FlexWatts.
We conclude that FlexWatts is almost as energy-ecient as
both MBVR and LDO and up to 11% more energy-ecient than
IVR, for battery life workloads. This is mainly because, in low
power states (i.e., package C-states) and the low-frequency ac-
tive state (i.e., C0MIN ) of the battery life workloads, FlexWatts
operates in LDO-Mode, which has better power conversion e-
ciency that IVR in these low power consumption states, thereby
maintaining high power conversion eciency across battery
life workloads.
BOM. Fig. 8(d) shows the BOM of the ve PDNs normalized
to IVR for 4W–50W TDPs. We make two key observations. 1)
FlexWatts and I+MBVR PDNs have comparable cost to IVR. 2)
MBVR and LDO have 2.1×–4.2× and 1.6×–3.1× higher BOM,
respectively, compared to IVR, across the wide TDP range.
Board Area. Fig. 8(e) shows board area of the ve PDNs
normalized to IVR for the 4W–50W TDP range. We make two
key observations. 1) FlexWatts and I+MBVR have comparable
board area to IVR. 2) MBVR and LDO have 1.5×–4.5× and
1.1×–3.3× higher area, respectively, compared to IVR.
Why does FlexWatts have better BOM and board area
than LDO and MBVR? The advantage of FlexWatts in BOM
and board area over MBVR and LDO is due its reduced
maximum-current, Iccmax . This happens due to two reasons.
First, FlexWatts uses a shared voltage regulator for the high
power domains (i.e., cores, graphics, and LLC), which en-
ables current sharing between these three domains. Second,
FlexWatts has reduced current (by nearly 50%) in IVR-Mode
compared to LDO, and as such, the shared VR (between the
cores, graphics, and LLC) is designed with a maximum-current
level similar to that of IVR. When a high power (and thus high
current) workload (e.g., Turbo Boost [98]) is requested, the
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hybrid PDN switches to the IVR-Mode, and thus FlexWatts has
comparable maximum-current to IVR.
We conclude that FlexWatts provides signicant perfor-
mance and energy improvements with a low BOM and area
overhead compared to the state-of-the-art PDN, over a wide
power consumption range and a wide variety of workloads.
8. Related Work
To our knowledge, this is the rst work to 1) provide a ver-
satile framework, PDNspot, that enables multi-dimensional
architecture-level exploration of modern processor power de-
livery networks (PDNs), and 2) propose a novel adaptive hybrid
PDN, FlexWatts, that provides high eciency and performance
in client processors across a wide spectrum of power con-
sumption and workloads, compared to four state-of-the-art
PDNs [18, 62, 88, 117], as we demonstrate both qualitatively
and quantitatively. We discuss other related works here.
A recent work [76] proposes an adaptive PDN that can dy-
namically manage on/o-chip VRs in hybrid PDN systems
based on the dynamic workload. The proposed solution uses
many on-chip and o-chip VRs, and targets many-core systems
that are optimized for only a single TDP. Unlike FlexWatts,
this solution is not optimized for cost, area, or client (laptop
and desktop) systems.
Many existing works investigate the potential of integrated
VRs [21, 67, 75, 125, 127, 137]. PowerSoC [127] is an analytical
model of a PDN system that includes on-chip VRs, o-chip VRs,
and PDN models, providing a platform to evaluate performance
and explore the design space of the entire PDN system. The
authors show that hybrid PDN architectures with both on-chip
and o-chip VRs can achieve a better tradeo between area
and eciency requirements compared to traditional o-chip
paradigms. Haoran et al. [75] compare the characteristics of
dierent PDNs for many-core systems using on-chip and/or o-
chip VRs using an analytical model. Yan et al. [137] propose a
hybrid PDN that optimizes the area-energy tradeo to improve
the energy-eciency of multi-core architectures by using sev-
eral redundant cores powered by dedicated on-chip or o-chip
VRs and migrating workloads that can benet from fast DVFS
to cores powered by on-chip VRs. Other works [21, 67, 125]
claim that the fully-integrated voltage regulator, rst adopted
in Intel’s 4th generation Core processors [21], improves per-
formance and increases battery life in client systems. These
works have at least one of two main shortcomings. First, sev-
eral of these prior works [75, 127, 137] are not optimized for
three key design parameters for client processors: cost, area,
or dierent TDPs. Second, some works [21, 67, 125] do not ad-
dress the ineciencies of the IVR PDN in terms of performance
(e.g., at low TDPs) and energy (e.g., for computationally-light
workloads), which makes these works inecient for client
processors across a wide power and workload range.
Compared to all aforementioned works, our experimental
study 1) models a wide TDP range, showing which PDN is
better for high performance and high energy eciency at each
TDP level, and 2) evaluates a wide variety of mobile client
system workloads, providing an understanding of which PDN
architecture is more ecient for each workload.
9. Conclusion
In this work, we rst develop PDNspot, a framework that
enables architectural exploration of power delivery network
(PDN) architectures with respect to multiple metrics: perfor-
mance, battery life, BOM and board area. Using PDNspot, we
observe multiple energy ineciencies in the PDNs of recent
client processors. We introduce a new power- and workload-
aware hybrid PDN, FlexWatts, to improve the performance
and energy-eciency of client processors for a wide power
and workload range. We provide a practical implementation of
FlexWatts, where we design a mode-switching power manage-
ment ow that guarantees to switch the hybrid PDN safely be-
tween two PDN modes, without undesirable voltage noise. We
present a new algorithm that automatically switches FlexWatts
to the PDN mode that results in the highest energy-eciency,
battery life, and performance. Our evaluations show that
FlexWatts provides signicant performance and energy im-
provements with a very small BOM and area overhead com-
pared to the state-of-the-art PDN, over a wide power consump-
tion range and a wide variety of workloads. We hope that
our open-source release of PDNspot lls a gap in the space
of publicly-available experimental PDN infrastructures and,
along with FlexWatts, inspires new studies, ideas, and method-
ologies in PDN system design.
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